


**NMOS: Circuit:**




VGS vs ID:




VDS vs ID:




**PMOS:**




VDS VS ID:




VGS vs ID:





**RES load dc:**







**RES load transient:**







**CMOS dc:**










**CMOS Transi:**













**NAND:**






**NOR:**








**ADDER:**






**NMOS Depl:**

****

****

**NMOS enh:**

****